An extended version of DBA
Adel Djoudi and Sébastien Bardin
July 2013

Contents

1 Introduction .......................... 1
2 DBA overview .......................... 2
3 Syntax ................................. 3
  3.1 DBA .................................. 3
  3.2 Well formed DBA ...................... 4
  3.3 Permissions ........................... 6
  3.4 Tags .................................. 6
4 Semantics .............................. 7
  4.1 Basics ................................ 7
  4.2 Permissions ........................... 10
  4.3 Summary of ambiguous cases .......... 10
5 DBA file structure ....................... 13
  5.1 Example of a DBA file ............... 13
  5.2 Configuration .......................... 14
  5.3 Declaration ............................ 14
  5.4 Permissions ........................... 15
  5.5 Initialization ........................... 16
  5.6 Code .................................. 16
6 Implementation ........................ 17
  6.1 Code organization ..................... 17
  6.2 Example ............................... 18
1 Introduction

In order to be able to apply analysis tools on executable code, we need an intermediate representation of the sequence of program instructions.

**DBA model.** Dynamic Bit-vector Automata (DBA)[1] is a generic and concise formal model for low-level programs. The main design ideas behind DBA are the following: (a) a small set of instructions; (b) a concise and natural modelling for common architectures; (c) self-contained models which do not require a separate description of the memory model or of the architecture; and (d) a sufficiently low-level formalism, so that DBA can serve as a reference semantics of the executable file to analyse.

**Extended DBA model.** In this report, we enhance the DBA model in the following ways:

- **Basic specification mechanisms:** It is useful in program analysis to be able to insert specifications in the model in order to express properties or to abstract too complex parts of a program. So, we introduce the assert, assume, stop and nondet instructions.

- **Region-based memory model:** We propose a partitioned memory model in the vein of that of CompCert [2], allowing more robust analyses and native support of dynamic allocations. We use typed values of the form \((\text{region}, \text{val})\), where \(\text{val}\) is a bit-vector and \(\text{region}\) can be the \(\text{Cst}\) region (addresses and constant values), the \(\text{Stack}\) region (the stack) or a malloc\((\text{id}, \text{size})\) region (memory regions created by malloc instruction) (cf. section 4). The memory regions are considered separated (no overlap).

- **Access permissions:** We extend the DBA model to handle memory access permissions. A memory access can be a write to /read from memory or an execution of an instruction at a certain address of memory. The set of memory addresses of a region is partitioned into several disjoint subsets sharing the same access permissions. The partition is given by a set of exclusive predicates. Permission semantic is given in section 4.2.

**Outline.** The rest of the document is structured as follows. Section 2 presents an overview of DBA models and introduces some basic notations. Section 3 describes the syntax of DBA. The semantics of DBA is defined in
Section 4. Section 5 shows the structure of a DBA file through an example. Finally, Section 6 describes an implementation of DBA in OCaml including a simulator.

2 DBA overview

DBA are low-level programs built over unstructured control mechanisms (dynamic jumps) and low-level data (bit-vectors). A DBA manipulates a finite number of variables and an unbounded memory, partitioned into non-overlapping regions. Let $\mathcal{R} = \{\text{Cst, Stack, Malloc}(id, size) \mid i, size \in \mathbb{N}\}$ be the set of all possible disjoint regions and $\mathbb{B}v$ be the set of bit-vectors. The size of a bit-vector is given by $size : \mathbb{B}v \rightarrow \mathbb{N}$.

**DBA operators.** DBA expressions and conditions are built upon a small set of standard fixed-width bit-vector operators, including (signed/unsigned) arithmetic operators, deified (signed/unsigned) arithmetic relational operators, logical bitwise operators, size extensions, shifts, concatenation and restriction[1].

**Values.** We use typed values lying in the set $\mathbb{L} = \{(r, bv) \mid r \in \mathcal{R}; bv \in \mathbb{B}v\}$. Conceptually, $r$ is the base (start address of a region) and $bv$ is the offset. However, while the base of Cst acts as zero, the bases of other regions are left uninterpreted. To express the value resulting of applying a restriction operator on some $(r, bv) \in \mathbb{L}$ with $r$ different of Cst, we need to introduce a new kind of symbolic values belonging to the set $\mathbb{L}_r = \{\text{Restrict}((r, bv), i, j) \mid r \in \mathcal{R}_0; bv \in \mathbb{B}v; i, j \in \mathbb{N}\}$. Only concatenation and restriction operations can be performed precisely on such values. Finally, a $\bot_V$ value is needed to express undefined values and an \texttt{ERROR} value is used to express the result of bad operations. So, to evaluate DBA expressions, we consider the set of extended values $\mathbb{V} \triangleq \mathbb{L} \cup \mathbb{L}_r \cup \{\bot_V, \texttt{Error}\}$.

**Evaluation environment.** Each memory region can be considered as an array of bytes (bit-vectors of size 8). The set of available regions changes dynamically according to the malloc and free instructions. That’s why we need an updatable set of regions $\mathcal{R}^* \subset \mathcal{R}$ containing only existing regions. An environment $\rho$ maps each variable to its corresponding value and each region to its corresponding array of bytes if it exists. If no array is associated to a region $r \in \mathcal{R}$ then $\rho(r)$ is an undefined array.

---

Ce document et les informations qu'il contient, sont la propriété exclusive du CEA. Ils ne peuvent pas être communiqués ou divulgués sans une autorisation préalable du CEA LIST.
\begin{align*}
\rho : & \begin{cases}
p \in \text{Var} & \mapsto v \in \mathbb{V} \\
r \in \mathcal{R} & \mapsto \begin{cases}
a : \mathbb{B}v \to \mathbb{V} & \text{if } r \in \mathcal{R}^* \\
(\lambda bv. \perp) & \text{if } r \in (\mathcal{R} \setminus \mathcal{R}^*)
\end{cases}
\end{cases}
\end{align*}

**Control mechanism.** In order to create a DBA model from a low level program, each instruction of the program is translated into one or more DBA instructions (called hereafter a bloc of instructions). Each DBA instruction have an address of size $\text{size}(\text{addr})$ expressed by a pair $(bv, id)$, where $id \in \mathbb{N}$ is an address identifier and $bv$ is a bit-vector of size $\text{size}(\text{addr})$. DBA instructions belonging to the same bloc have the same $bv$ but different identifiers. The address identifier of the first instruction of a bloc is always zero and the target of a jump instruction leaving a bloc can only be the first instruction of another bloc.

Excepting the **stop** instruction (having no successor instruction), the **ite** instruction (a choice between two successor instructions) and the **goto** instruction (unknown successor before runtime), each DBA instruction contains the address of its successor instruction.

\begin{align*}
\mathcal{R}_0 &= \{\text{Cst}, \text{Stack}\} \\
\mathcal{R} &= \{\text{Cst}, \text{Stack}, \text{Malloc}(id, size) \mid i, size \in \mathbb{N}\} \\
\mathcal{L}_r &= \{\text{Restrict}\left((r, bv), i, j\right) \mid r \in \mathcal{R}_0; bv \in \mathbb{B}v; i, j \in \mathbb{N}\} \\
\mathcal{L} &= \{(r, bv) \mid r \in \mathcal{R}; bv \in \mathbb{B}v\} \\
\mathbb{V} &\triangleq \mathcal{L} \cup \mathcal{L}_r \cup \{\perp, \text{Error}\}
\end{align*}

**Figure 1:** Summary of basic sets

### 3 Syntax

#### 3.1 DBA

We denote by $\text{Expr}$ the set of expressions. Each expression has a statically checkable size and evaluates to a value in $\mathbb{V}$. The set of conditional expressions is denoted by $\text{Cond}$. A conditional expression is an expression evaluating to a value of size 1. Figure 2 summarizes all DBA expressions.

We denote by $\text{Instr}$ the set of all possible instructions. Each instruction contains the address of the next instruction(s), except **stop** (there is no
In the following, let \( r \in \mathcal{R}_0 ; \) \( bv \in \mathbb{B}v ; \) \( k, i, j \in \mathbb{N} ; \) \( v \in \mathcal{V}ar \)

\[
\begin{cases}
v, \quad (r, bv) \\
@((expr, k)) \quad //\text{memory access} \\
expr\{i..j\}, \; ext_{u,s}(expr, n) \quad //\text{restriction, extension} \\
expr \{+, -, \times, /_{u,s}, \%_{u,s}\} \; expr \\
expr \{<_{u,s}, \leq_{u,s}, =, \neq_{u,s}, \geq_{u,s}, >_{u,s}\} \; expr \\
expr \{\land, \lor, \oplus\} \; expr, \; \neg\; expr \\
expr \{>>, <<-_{u,s}, ::\} \; expr \quad //\text{: concatenation} \\
\text{alternative} \; ((expr_1, expr_2, ..., expr_n), \text{cond})^1
\end{cases}
\]

\( \text{Cond} : \) Any expression evaluating to a value of size 1

\(^1\)This constructor has been proposed by Alan Mycroft at Dagstuhl workshop 2012. "Binary-level analysis: benefits and challenges"[3]. The idea is to provide different but equivalent encodings of a given instruction.

Figure 2: DBA expressions

successor instruction) and \texttt{goto expr} (the address of the next instruction is known at runtime). Figure 3 presents DBA instructions.

Syntactic sugar

Instruction \( \texttt{nondetAssume}((lhs_1, lhs_2, ..., lhs_n), \text{cond}) ; \; \texttt{goto addr} \) is equivalent to the sequence of the following instructions:

\[
lhs_1 := \text{nondet}(\text{Cst}); \\
lhs_2 := \text{nondet}(\text{Cst}); \\
... \\
lhs_n := \text{nondet}(\text{Cst}); \\
\text{assume}(\text{cond}); \; \texttt{goto addr}
\]

3.2 Well formed DBA

In the following, let \( e, e_1, e_2 \in \text{Expr} ; \) \( k, i, j \in \mathbb{N} ; \) \( bv \in \mathbb{B}v ; \) \( \text{cond} \in \text{Cond} \) and \( \text{Bop} \triangleq \{+, -, \times, /_{u,s}, \%_{u,s}, <_{u,s}, \leq_{u,s}, =, \neq_{u,s}, \geq_{u,s}, >_{u,s}, \land, \lor, \oplus\} \).

We perform the analysis on a well formed model of DBA, complying with the following statically checkable rules:
Instr:
\[
\begin{cases}
\text{lhs} := \text{rhs}; \quad \text{goto addr} \\
\text{lhs} := \text{nondet(region)}; \quad \text{goto addr} \\
\text{lhs} := \text{undef}; \quad \text{goto addr} \\
\text{lhs} := \text{malloc(size)}; \quad \text{goto addr} \\
\text{free(expr)}; \quad \text{goto addr} \\
\text{goto expr} \\
\text{goto addr} \\
\text{ite \,(cond)? goto addr} : \text{goto addr} \\
\text{assert\,(cond); goto addr} \\
\text{assume\,(cond); goto addr} \\
\text{stop}
\end{cases}
\]

Figure 3: DBA instructions

- All used variables must be declared
- \( \text{lhs} := \text{malloc}(bv) \Rightarrow \text{size(lhs)} = \text{size(addr)} \)
- \( \text{lhs} := e \Rightarrow \text{size(lhs)} = \text{size}(e) \)
- \( \text{ext}_{u,s}(e,k) \Rightarrow \text{size}(e) < k \)
- \( \oplus(e,k) \Rightarrow k \geq 0 \text{ and } \text{size}(e) = \text{size(addr)} \)
- \( e_1 \odot e_2 \Rightarrow \text{size}(e_1) = \text{size}(e_2) \text{ with } \odot \in \text{Bop} \)
- \( \text{cond} \in \text{Cond} \Rightarrow \text{size(cond)} = 1 \)
- \( e\{i,j\} \Rightarrow 0 \leq i \leq j < \text{size}(e) \)
- \( \text{goto}(e) \Rightarrow \text{size}(e) = \text{size(addr)} \)
- \( \text{goto(addr)} \Rightarrow \text{size(addr)} = \text{size(addr)} \)
- \( \text{goto(addr)} \Rightarrow (\text{Cst, addr}) \text{ satisfies execution permission (cf. section 4.2)} \)
3.3 Permissions

We can control the access to memory locations by defining suitable permissions on addresses verifying some predicate $\varphi_i \in Cond$. Permissions are defined once for all the $malloc(id, size)$ regions. We denote by Malloc any $malloc(id, size)$ region. Several predicates can be defined for each of the three main regions Cst, Stack, and Malloc according to the following syntax:

\[
\begin{align*}
\text{cst} & : (\varphi_1 : \overline{R} \ W \ X) \ldots (\varphi_n : \overline{R} \ W \ X) \\
\text{stack} & : (\varphi_1' : \overline{R} \ W \ X) \ldots (\varphi_n' : \overline{R} \ W \ X) \\
\text{malloc} & : (\varphi_1'' : \overline{R} \ W \ X) \ldots (\varphi_n'' : \overline{R} \ W \ X)
\end{align*}
\]

Note that $P$ means either $P$ or $\neg P$ and if the symbol $!$ is put before a Read (R), Write(W) or eXecute (X) permission then the corresponding permission is denied.

3.4 Tags

We introduced annotations to some key points to facilitate certain analyses:

**Distinguished jumps.** Annotate a jump to specify whether it is a procedure call ($<\text{call addr}>$): when the called procedure completes, execution flow resumes at the instruction of address $<\text{addr}>$ or a return from procedure ($//ret$) or a simple jump. Useful for partitioning programs into procedures and to perform modular analyses.

**Distinguished variables.** Variables can be tagged as local/temporary ($<\text{temp}>$) or as flags ($<\text{flag}>$). This is used for optimization techniques. Many flag updates are useless and then are a prime target for optimization. Local variables can also be considered as useless as soon as we leave the block where they are introduced.

**Flag operations.** Allow to determine the type of encoded flag when using the Alternative expression. If we want to model the carry flag on the 32 bits addition $R := A + B$ for example, the value of the carry flag $F$ can be computed as follows:

\[
F := \text{alternative}(R <_u A, (\text{ext}_u(A, 33) + \text{ext}_u(B, 33))\{32\})//\text{carryAdd}
\]
4 Semantics

4.1 Basics

In the region-based memory model used here, the set of available regions changes dynamically according to the malloc and free instructions. That’s why we need an updatable set of regions that we denote by $\mathcal{R}^\ast$. Note that $\mathcal{R}_0 \subseteq \mathcal{R}^\ast \subset \mathcal{R}$.

An environment $\rho$ maps each variable to its corresponding value and each region to its corresponding array of memory locations if it exists. If no array is associated to a region $r \in \mathcal{R}$ then $\rho(r)$ is the undefined array. The set of environments is written $\mathcal{E}nv$.

$$
\rho : \begin{cases} 
  p \in \mathcal{V}ar & \mapsto v \in \mathcal{V} \\
  r \in \mathcal{R} & \mapsto \begin{cases} 
    a : \mathbb{B}v \to \mathcal{V} & \text{if } r \in \mathcal{R}^\ast \\
    (\lambda bv. \bot_v) & \text{if } r \in (\mathcal{R} \setminus \mathcal{R}^\ast) 
  \end{cases}
\end{cases}
$$

The program state can be specified by an environment and the address of the current instruction ($\rho, l$). However, the program can also reach an error case or achieve the stop instruction, so we introduce two other possible states Error state and End state. Let $\mathbb{P} \triangleq (\mathcal{E}nv \times \text{Address}) \uplus \{\text{End state}, \text{Error state}\}$ be the set of all possible program states.

The concrete semantics of a program is given by the post operator ($post : \mathbb{I}nstr \to \mathbb{P} \to \mathbb{P}$) that performs an instruction and moves the program from one state to another. The program execution is aborted if the program reaches an Error state and if the program reaches an End state then no instruction remains to execute. The remaining behavior of post operator is to execute an instruction into an environment and to return a new program state ($post : \mathbb{I}nstr \to \mathcal{E}nv \to \mathbb{P}$).

We use the eval function ($\text{eval} : \mathbb{E}xpr \to \mathcal{E}nv \to \mathcal{V}$) to evaluate the expressions of the program(Figure 4). The post operator is described in Figure 5. For the sake of brevity, each statement ending with a jump to the address of the next instruction (instructions of the form: $\text{inst}; \text{goto } l$) will be represented by $[\text{inst}]$. $\text{goto expr}$ instruction will be represented by $[\text{goto expr}]$. The instruction $\text{ite (cond)}? \text{goto addr}_1 : \text{goto addr}_2$ will be represented by $[\text{ite (cond)}?]^{(\text{addr}_1, \text{addr}_2)}$ and finally the stop instruction will be represented by $[\text{stop}]$. 

---

Ce document et les informations qu’il contient, sont la propriété exclusive du CEA. Ils ne peuvent pas être communiqués ou divulgués sans une autorisation préalable du CEA LIST.
\[
\text{eval}[^1 \odot ^2] \rho \triangleq \begin{cases} 
(Cst, v_1 \odot v_2) & \text{if } r_1 = r_2 = Cst \\
(Cst, v_1 \odot v_2) & \text{if } r_1 = r_2 \text{ and } \odot \in \{=, \neq, \leq_{u,s}, \geq_{u,s}, \ldots\} \\
(r_1, v_1 + v_2) & \text{if } \odot \text{ is } + \text{ and } r_2 = Cst \\
(r_2, v_1 + v_2) & \text{if } \odot \text{ is } + \text{ and } r_1 = Cst \\
(r_1, v_1 - v_2) & \text{if } \odot \text{ is } - \text{ and } r_2 = Cst \\
(Cst, v_1 - v_2) & \text{if } \odot \text{ is } - \text{ and } r_1 = r_2 \\
(Cst, 1) & \text{if } \odot \text{ is } \neq \text{ and } r_1 \neq r_2 \\
(Cst, 0) & \text{if } \odot \text{ is } = \text{ and } r_1 \neq r_2 \\
\text{Error} & \text{Otherwise}
\end{cases}
\]

\[
\text{eval}[^1 :: ^2] \rho \triangleq \begin{cases} 
(r_1, bv_1 :: bv_2) & \text{if } \text{eval}[^1] \rho = (r_1, bv_1) \text{ and } \text{eval}[^2] \rho = (r_2, bv_2) \text{ and } r_1 = r_2 \\
\text{Restrict}((r, bv), i_1, j_2) & \text{if } \text{eval}[^1] \rho = \text{Restrict}((r, bv), i_1, j_1) \text{ and } \text{eval}[^2] \rho = \text{Restrict}((r, bv), i_2, j_2) \text{ and } j_1 = i_2 - 1 \\
\text{Error} & \text{Otherwise}
\end{cases}
\]

\[
\text{eval}[\{i, j\}] \rho \triangleq \begin{cases} 
(Cst, v\{i, j\}) & \text{if } \text{eval}[\ ] \rho = (r, v) \text{ and } r = Cst \\
\text{Restrict}((r, v), i, j) & \text{if } \text{eval}[\ ] \rho = (r, v) \text{ and } r \neq Cst \\
\text{Restrict}((r, v), i, j) & \text{if } \text{eval}[\ ] \rho = \text{Restrict}((r, v), i', j') \\
\text{Error} & \text{Otherwise}
\end{cases}
\]

\[
\text{eval}[@[^e, \overrightarrow{k}] \rho \triangleq (\rho(r))(i) :: (\rho(r))(i + 1) :: \ldots :: (\rho(r))(i + k - 1)
\text{ s.t. } \text{eval}[\ ] \rho = (r, i)
\]

Figure 4: Evaluation of expressions
\( \text{post}[v := e] \triangleq (\rho[v \mapsto \text{eval}[e] \rho], l) \)

\( \text{post}[\overline{(e_1, \overline{e_2})} := e_2] \triangleq (\rho[\overline{(\rho(r))(j) \mapsto \text{eval}[e_2\{8(j - i); 8(j - i + 1)\}] \rho}], l) \)

\( \forall j : i \leq j \leq i + k - 1, \text{eval}[e_1] \rho = (r, i) \)

\( \text{post}[\text{lhs} := \text{malloc}(\text{size})] \triangleq \mathcal{R}^* := \mathcal{R}^* \cup \{\text{Malloc}(id, \text{size})\}; \)

\( \text{post}[\text{lhs} := (\text{Malloc}(id, \text{size}), 0)] \triangleq \text{s.t. } \text{Malloc}(id, \text{size}) \in \mathcal{R} \text{ and } \rho(\text{malloc}(id, \text{size})) = \bot_V \)

\( \text{post}[\text{free}(e)] \triangleq \begin{cases} \mathcal{R}^* := \mathcal{R}^* \setminus \{r\}; \quad (\rho, l) \quad \text{if } r = \text{malloc}(id, \text{size}) \text{ and } \text{bv} = 0 \\ \text{Error}_{\text{state}} \quad \text{Otherwise} \end{cases} \)

\( \text{s.t. } \text{eval}[e] \rho = (r, \text{bv}) \)

\( \text{post}[\text{goto}(\text{addr})] \triangleq (\rho, \text{addr}) \)

\( \text{post}[\text{goto}(e)] \triangleq (\rho, \text{bv}) \text{ s.t. } \text{eval}[e] \rho = (r, \text{bv}) \)

\( \text{post}[\text{ite } (b)?(\text{bv}_1, \text{bv}_2)] \triangleq \begin{cases} (\rho, \text{bv}_1) & \text{if } \text{eval}[b] \rho = (\text{Cst}, 1) \\ (\rho, \text{bv}_2) & \text{if } \text{eval}[b] \rho = (\text{Cst}, 0) \\ \text{Error}_{\text{state}} & \text{Otherwise} \end{cases} \)

\( \text{post}[\text{stop}] \triangleq \text{End}_{\text{state}} \)

\( \text{post}[\text{assert}(b)] \triangleq \begin{cases} (\rho, l) & \text{if } \text{eval}[b] \rho = (\text{Cst}, 1) \\ \text{Error}_{\text{state}} & \text{Otherwise} \end{cases} \)

\( \text{post}[\text{assume}(b)] \triangleq \text{We restrict the behaviour to continue the execution only if } \text{eval}[b] \rho = (\text{Cst}, 1). \)

\( \text{post}[\text{lhs} := \text{nondet}(r)] \triangleq \text{post}[\text{lhs} := (r, \text{bv})] \rho; \)

\( \text{choose } \text{bv} \in \mathbb{B}, \text{ s.t. } \text{size}(\text{bv}) = \text{size}(\text{lhs}) \)

Figure 5: Post operator
4.2 Permissions

We use three applications denoted \( P_R, P_W \) and \( P_X \) mapping each region to its corresponding predicate to check the read, write and execution permissions respectively.

\[
P_R : \mathcal{R}^* \rightarrow \mathbb{Cond}
\]

\[
P_W : \mathcal{R}^* \rightarrow \mathbb{Cond}
\]

\[
P_X : \mathcal{R}^* \rightarrow \mathbb{Cond}
\]

**Example 1**

Assume that \( \text{cst} : (\varphi_1 : \neg R \neg W \neg X) (\varphi_2 : R \neg W \neg X) \ldots (\varphi_n : \neg R \neg W \neg X) \).

Then \( P_R, P_W, P_X \) are defined by

\[
P_R[\text{Cst} \mapsto \neg \varphi_1 \land \neg \varphi_n]; \ P_W[\text{Cst} \mapsto \neg \varphi_1 \land \neg \varphi_2]; \ P_X[\text{Cst} \mapsto \neg \varphi_2 \land \neg \varphi_n]
\]

We refine the semantics of the eval function and post operator. In fact, concerning the Read and Write permissions, the semantics changes for the expressions and instructions involving memory access (Figures 6 and 7). The execute permission must also be checked at each dynamic jump instruction (Figure 7).

\[
eval[@(e, k)] \rho \triangleq \begin{cases} 
(\rho(r))(i) :: (\rho(r))(i + 1) :: \ldots :: (\rho(r))(i + k - 1) & \text{if } eval[P_R(r)] \rho = (\text{Cst}, 1) \\
\bot & \text{Otherwise}
\end{cases}
\]

s.t. \( \text{eval}[e] \rho = (r, i) \)

Figure 6: Evaluation of expression with read permissions

4.3 Summary of ambiguous cases

We recall here the undefined behaviours and error cases.

**Errors.** Error cases are:

- Performing operations on some region elements that prevent us to compute the actual resulting value over a given region, ex:
  - \((\text{Stack}, 5) + (\text{Stack}, 8) = \text{Error}\),
  - \((\text{Constant}, 5) + \text{Restrict}((\text{Stack}, 78), 8, 15) = \text{Error}\).
post\![[@e_1, \overrightarrow{k}] := e_2]] \rho \triangleq 
\begin{align*}
\text{let } \text{val}_j &= \text{eval}[e_2\{8(j - i); 8(j - i + 1)\}] \rho \\
\text{and } \text{eval}[e_1] \rho &= (r, i) \text{ in}
\begin{cases}
(\rho[(\rho(r))(j) \mapsto \text{val}_j, l]); & \text{if } \text{eval}[P_W(r)] \rho = (\text{Cst}, 1) \\
\text{Error}_{\text{state}} & \text{Otherwise}
\end{cases}
\end{align*}
\text{for } j = i, i + 1, ..., i + k - 1

post\![\text{goto(addr)}]^{\text{addr}} \rho \triangleq 
\begin{cases}
(\rho, \text{addr}) & \text{if } \text{eval}[P_X(r)] \rho = (\text{Cst}, 1) \\
\text{Error}_{\text{state}} & \text{Otherwise}
\end{cases}

post\![\text{goto(e)}]^{\text{e}} \rho \triangleq 
\begin{cases}
(\rho, \text{bv}) & \text{if } r = \text{Cst} \text{ and } \text{eval}[P_X(r)] \rho = (\text{Cst}, 1) \\
\text{Error}_{\text{state}} & \text{Otherwise}
\end{cases}

post\![\text{ite} (b)]^{(\text{bv}_1, \text{bv}_2)} \rho \triangleq 
\begin{cases}
(\rho, \text{bv}_1) & \text{if } \text{eval}[b] \rho = (\text{Cst}, 1) \text{ and } \text{eval}[P_X(r)] \rho = (\text{Cst}, 1) \\
(\rho, \text{bv}_2) & \text{if } \text{eval}[b] \rho = (\text{Cst}, 0) \text{ and } \text{eval}[P_X(r)] \rho = (\text{Cst}, 1) \\
\text{Error}_{\text{state}} & \text{Otherwise}
\end{cases}

Figure 7: post operator with Write and eXecute permissions
• Use of uninitialized variables or region elements.
• Reading (resp. writing, executing) at an address \((r, bv)\) when \(R\) (resp. \(W, X\)) permission is denied on \((r, bv)\).
• \(\text{eval}[e_1/u, e_2] \rho = \text{Error}\) if \(\text{eval}[e_2] \rho = (\text{Constant}, 0)\)
• \(\text{post}[[\text{assert}(\text{cond})]] \rho = \text{Error}_{\text{state}}\) if \(\text{eval}[\text{cond}] \rho = (\text{Constant}, 0)\)
  
  \[
  \text{post}[[\text{goto}(e)] \rho = \begin{cases} 
  \text{Error}_{\text{state}} & \text{if } \text{eval}[e] \rho = \bot \\
  \text{Error}_{\text{state}} & \text{if } \text{eval}[e] \rho \notin L_r \\
  \text{Error}_{\text{state}} & \text{if } \text{eval}[e] \rho = (r, bv) \text{ and } r \neq \text{Constant} \\
  \text{Error}_{\text{state}} & \text{if } \text{eval}[e] \rho = (r, bv) \text{ and } \text{eval}[\mathcal{P}_X(r)] \rho = (\text{Cst}, 0) 
  \end{cases}
  \]
• \(\text{eval}[i[e, k]] \rho = \begin{cases} 
  \text{Error} & \text{if } \text{eval}[e] \rho \in L \
  \text{Error} & \text{if } \text{eval}[e] \rho \notin L
  \end{cases}\)
• \(\text{post}[[\text{lhs} := \text{nondet(malloc)}]] \rho = \text{Error}_{\text{state}}\) if no non freed malloc region is available.
• \(\text{eval}[e] \rho = \text{Error}\) if \(\text{eval}[e] \rho = (\text{Malloc}(id, size), bv)\) and \(bv \geq size\)
• \(\text{post}[[\text{free}(e)] \rho = \begin{cases} 
  \text{Error}_{\text{state}} & \text{if } \text{eval}[e] \rho = \bot \\
  \text{Error}_{\text{state}} & \text{if } \text{eval}[e] \rho = (r, bv) \text{ and } r \neq \text{Malloc}(id, size) \\
  \text{Error}_{\text{state}} & \text{if } \text{eval}[e] \rho = (r, bv) \text{ and } \text{eval}[\mathcal{P}_X(r)] \rho = (\text{Cst}, 0) \\
  \text{Error}_{\text{state}} & \text{if } \text{eval}[e] \rho = (r, bv) \text{ and } r \text{ is deallocated by a free instruction} \\
  \text{Error}_{\text{state}} & \text{if } \text{eval}[e] \rho \in L_r
  \end{cases}\)

Absorbing values.
• Error is an absorbing element
• \(\bot_V\) is an absorbing element with respect to DBA operations.

In the implemented version of the simulator of DBA models, an exception is raised for each of the error cases stated above.

\(^1\)Implicitly, only the Cst region is executable
5 DBA file structure

A DBA file is organised into five parts as following:

- Configuration
- Declaration
- Permissions
- Initialization
- Code

5.1 Example of a DBA file

The DBA file given below aims to summarize the most of instructions offered by DBA models, regardless of the functionality of the resulting program.

```plaintext
# configuration
addr : 32
endianess : big
entry_point : (0x00000002, 0)

# declaration
var x : 32 <flag>
var y : 8
var z : 32
var c1 : 32
var c2 : 32
var c3 : 8
var c4 : 32
var c5 : 24
var c6 : 32
var c7 : 16
var c8 : 34
var c9 : 32
var c10 : 32 <temp>
var v : 32

# permissions
begin permissions
stack : (true : R W !X)
malloc : (true : R W !X)
cat : (addr < u 18 < 32> : R !W !X)
end permissions

# initialisation
```

Ce document et les informations qu’il contient, sont la propriété exclusive du CEA. Ils ne peuvent pas être communiqués ou divulgués sans une autorisation préalable du CEA LIST.
5.2 Configuration

The size of the addresses (size(\texttt{\textit{addr}})) must be defined at the beginning of a DBA file. The address size is checked statically at each \texttt{goto} instruction. A type of endianess can be specified as a default value in the rest of the program, so that we no longer have to specify it at each memory access. The first address of the program must be defined in this section.

```plaintext
# configuration
addr : 32
endianess : big
entry_point : (0x00000002 , 0)
```

5.3 Declaration

All variables used in the program must be declared in this section by specifying their sizes. \texttt{<flag>} and \texttt{<temp>} tags can be added.
5.4 Permissions

This section is optional. It allows to specify the Read, Write or eXecute permissions on specific regions. It is possible to specify permissions on parts of regions satisfying some predicates. Predicates are conditions where only variable \(addr\) is allowed. At runtime, and just before any memory access, the variable \(addr\) will take the value of the memory address targeted by any memory access operation. Note that the size of the \(addr\) variable is determined by the address size defined at the configuration section.

In the example of section 5.1, the execution of instructions is denied on both Stack and Malloc regions. In the Cst region, addresses from 0 to 20 are reserved for the program instruction, this is why writing is denied on this range of addresses. Otherwise, beyond the address 18, execution permission is denied.

```plaintext
# permissions
begin permissions
stack : (true : RW !X)
malloc : (true : RW !X)
cst : (\addr <=u 20<32> : RW !X)
   (\addr >u 20<32> : RW !X)
end permissions
```
5.5 Initialization

It is possible to give an initial value to each declared variable or memory locations. Constant values can be introduced in several ways:

- **Explicit size and implicit region**: in decimal representation of numbers, the size is specified between < and > just after the decimal value, ex: 16 < 8 >. Whereas, in a hexadecimal representation of numbers the size is deduced from the number of symbols used to express the value, ex: 0x00000028 is on 32 bits but 0x28 is on 8 bits. The region is set to Cst by default.

- **Implicit size and region**: This kind of values representation can only be introduced in the initialization section and the value must be the right hand side of an assignment. The size of the value is deduced from the size of the left hand side of the assignment. The region is Cst by default, ex: c2 := 1.

- **Explicit region**: The value is expressed as a couple (r, bv), where r is either a Cst region or a Stack region (no use of malloc regions here) and bv can be expressed as in the previous cases, ex: (cst, 8).

```plaintext
# initialisation
x := 8
y := 8
z := nondet(stack)
c1 := (cst, 8)
c2 := 1
c3 := 16<8>
c4 := 0x00000028
c5 := 11184810
c6 := 67
@[8<32>, 7] := 789865765654
@[(stack, 8<32>), ->, 7] := \texttt{\textbackslash undef}
c7 := 3456
c10 := malloc(12)
```

5.6 Code

Each address maps to an instruction pointing to the address of the next instruction.
6 Implementation

6.1 Code organization

Our simulator of DBA models is implemented in OCaml language. The code is organized in several files as follows:

lexer.mll, parser.mly: recovery of the syntax tree from the textual description of a DBA model

dba.ml, dba.mli: description of the basic types of DBA

bitvector.ml, bitvector.mli: specification and implementation of the bit vector operations.

mmregion.ml: implementation of the memory model with several regions by redefining all possible operations on bit vectors.

eval.ml: evaluation of DBA expressions. This file contains also the read and write functions that control the memory accesses according to the specified permissions

simulate.ml: execution of a DBA instruction and returning the updated memory and the next instruction address

test.ml: launch of the simulation starting from a given initial address

utils.ml: Definition of all needed maps and data structures

Ce document et les informations qu’il contient, sont la propriété exclusive du CEA. Ils ne peuvent pas être communiqués ou divulgués sans une autorisation préalable du CEA LIST.
**options.ml**: Parsing of arguments and definition of possible execution options, such as the number simulations introduced by ”-fuzz” option

### 6.2 Example

To compile the source code to native code, run the `make nc` command from the source directory.

To use the simulator, simply run the following command always from the source directory:

```
./bincoa "example.dba" [-fuzz i]
```

There are some examples of DBA files provided in the tests directory, ex: the command `./bincoa tests/test1.dba -fuzz 3` performs three simulations of the DBA model described in the ”tests/test1.dba” file and gives the following results:

```bash
$ ./bincoa tests/test1.dba -fuzz 3
ssimulation(1): printing values at runtime :
S[x, z, y, a, b, c1, c2, c3, c4] = Cst +32781, x = Cst +0, y = Cst +16
x = Cst +16, c1 = Cst +8
x = Cst +16, c4 = Cst +40

MEMORY STATE AFTER SIMULATION:
\addr = Cst +2
c1 = Cst +8
c10 = Malloc1 +0
c2 = Cst +1
x = Cst +16
c4 = Cst +40
c5 = Cst +11184810
c6 = Cst +67
c7 = Cst +3456
c8 = Cst +116
c9 = Malloc2 +0
v = Malloc4 +0
x = Cst +16
y = Cst +254
z = Stack +403593985
Cst[40] = (Malloc3 +0){0, 7}
Cst[41] = (Malloc3 +0){8, 15}
Cst[42] = (Malloc3 +0){16, 23}
Cst[43] = (Malloc3 +0){24, 31}
Cst[67] = Cst +98
Cst[68] = Cst +70
Stack[403593985] = Cst +128
Stack[403593986] = Cst +13
Malloc2[0] = Cst +210
Malloc2[1] = Cst +4
Malloc2[2] = Cst +0
Malloc2[3] = Cst +0
Malloc2[4] = Cst +0
Malloc2[5] = Cst +0
Malloc3[0] = Cst +4
Malloc3[1] = Cst +4

ssimulation(2): printing values at runtime :
S[x, z, y, a, b, c1, c2, c3, c4] = Cst +32781, x = Cst +0, y = Cst +16
x = Cst +16, c1 = Cst +8
c4 = Cst +40

MEMORY STATE AFTER SIMULATION:
\addr = Cst +2
c1 = Cst +8
c10 = Malloc1 +0
c2 = Cst +1
c3 = Cst +16
c4 = Cst +40
```

Ce document et les informations qu’il contient, sont la propriété exclusive du CEA. Ils ne peuvent pas être communiqués ou divulgués sans une autorisation préalable du CEA LIST.
\[ c_5 = Cst +11184810 \\
\]
\[ c_6 = Cst +467 \\
\]
\[ c_7 = Cst +3456 \\
\]
\[ c_8 = Cst +116 \\
\]
\[ c_9 = \text{Malloc2} +0 \\
\]
\[ v = \text{Malloc4} +0 \\
\]
\[ x = Cst +16 \\
\]
\[ y = Cst +264 \\
\]
\[ z = \text{Stack} +989720480 \\
\]
\[ \text{Cst}[40] = (\text{Malloc3} +0)\{0, 7\} \\
\]
\[ \text{Cst}[41] = (\text{Malloc3} +0)\{8, 15\} \\
\]
\[ \text{Cst}[42] = (\text{Malloc3} +0)\{16, 23\} \\
\]
\[ \text{Cst}[43] = (\text{Malloc3} +0)\{24, 31\} \\
\]
\[ \text{Cst}[67] = Cst +108 \\
\]
\[ \text{Cst}[68] = Cst +223 \\
\]
\[ \text{Stack}[989720480] = Cst +128 \\
\]
\[ \text{Stack}[989720481] = Cst +13 \\
\]
\[ \text{Malloc2}[0] = Cst +210 \]
\[ \text{Malloc2}[1] = Cst +4 \]
\[ \text{Malloc2}[2] = Cst +0 \]
\[ \text{Malloc2}[3] = Cst +0 \]
\[ \text{Malloc2}[4] = Cst +0 \]
\[ \text{Malloc2}[5] = Cst +0 \]
\[ \text{Malloc3}[0] = Cst +0 \]
\[ \text{Malloc3}[1] = Cst +4 \]
\[ \text{Malloc3}[2] = Cst +210 \]

**SIMULATION(3):**

- **printing values at runtime:**
  \[ z[y, ->, z] = Cst +32781, \ x = Cst +0, \ y = Cst +16 \]
  \[ x = Cst +16, \ c_1 = Cst +8 \]
  \[ c_4 = Cst +40 \]

**MEMORY STATE AFTER SIMULATION:**

- \[ addr = Cst +2 \]
  \[ c_1 = Cst +8 \]
  \[ c_{10} = \text{Malloc1} +0 \]
  \[ c_2 = Cst +1 \]
  \[ c_3 = Cst +16 \]
  \[ c_4 = Cst +40 \]
  \[ c_5 = Cst +11184810 \]
  \[ c_6 = Cst +467 \]
  \[ c_7 = Cst +3456 \]
  \[ c_8 = Cst +116 \]
  \[ c_9 = \text{Malloc2} +0 \]
  \[ v = \text{Malloc4} +0 \]
  \[ x = Cst +16 \]
  \[ y = Cst +264 \]
  \[ z = \text{Stack} +976751075 \]

- \[ \text{Cst}[40] = (\text{Malloc3} +0)\{0, 7\} \]
- \[ \text{Cst}[41] = (\text{Malloc3} +0)\{8, 15\} \]
- \[ \text{Cst}[42] = (\text{Malloc3} +0)\{16, 23\} \]
- \[ \text{Cst}[43] = (\text{Malloc3} +0)\{24, 31\} \]
- \[ \text{Cst}[67] = Cst +22 \]
- \[ \text{Cst}[68] = Cst +94 \]

- \[ \text{Stack}[976751075] = Cst +128 \]
- \[ \text{Stack}[976751076] = Cst +13 \]

- \[ \text{Malloc2}[0] = Cst +210 \]
- \[ \text{Malloc2}[1] = Cst +4 \]
- \[ \text{Malloc2}[2] = Cst +0 \]
- \[ \text{Malloc2}[3] = Cst +0 \]
- \[ \text{Malloc2}[4] = Cst +0 \]
- \[ \text{Malloc2}[5] = Cst +0 \]
- \[ \text{Malloc3}[0] = Cst +0 \]
- \[ \text{Malloc3}[1] = Cst +4 \]
- \[ \text{Malloc3}[2] = Cst +210 \]

---

Ce document et les informations qu’il contient, sont la propriété exclusive du CEA. Ils ne peuvent pas être communiqués ou divulgués sans une autorisation préalable du CEA LIST.
References

